

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

| APPLICATION NO. | FILING DATE | | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------------------|-------------|------------|-------------------------|---------------------|------------------|
| 10/799,742 | 03/12/2004 | | Richard Parent | CD03011 9219 | |
| 7 | 590 | 05/10/2005 | EXAMINER | | |
| Bradley T. Sa WALKER & S | | T D | MAI, SON LUU | | |
| Suite 235 | AKO, L | Lr | ART UNIT | PAPER NUMBER | |
| 300 South First | | | 2827 | | |
| San Jose, CA | 95113 | | DATE MAILED: 05/10/2005 | | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | | | | ———H' A | | | |
|---|---|--|---|---|-----------|--|--|--|
| | | Applicat | ion No. | Applicant(s) | | | | |
| | | 10/799,7 | '42 | PARENT ET AL. | | | | |
| | Office Action Summary | Examine | er | Art Unit | | | | |
| | | Son L. M | ai | 2827 | | | | |
| 5 : 16 | The MAILING DATE of this commun | nication appears on th | e cover sheet wi | th the correspondence addres | s | | | |
| Period fo | , , | OD DEDLY IO CET | TO EVOIDE AM | ONTHIC) FROM | | | | |
| THE - Exte after - If the - If NO - Failt Any | ORTENED STATUTORY PERIOD F MAILING DATE OF THIS COMMUN nsions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this come e period for reply specified above is less than thirty (3 D period for reply is specified above, the maximum si re to reply within the set or extended period for reply reply received by the Office later than three months led patent term adjustment. See 37 CFR 1.704(b). | ICATION. s of 37 CFR 1.136(a). In no emunication. 30) days, a reply within the statetutory period will apply and well apply apply apply and well apply apply apply and well apply | vent, however, may a ratutory minimum of thinwill expire SIX (6) MON plication to become AE | eply be timely filed y (30) days will be considered timely. THS from the mailing date of this commur ANDONED (35 U.S.C. § 133). | nication. | | | |
| Status | | | | | | | | |
| 1) 又 | Responsive to communication(s) file | ed on 12 March 2004 | <u>1</u> . | | | | | |
| , | • | 2b)⊠ This action is | | | | | | |
| 3) | | | | | | | | |
| | closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. | | | | | | | |
| Disposit | ion of Claims | | | | ٠ | | | |
| 5)⊠ 6)⊠ 7)□ | Claim(s) <u>1-20</u> is/are pending in the 4a) Of the above claim(s) is/a Claim(s) <u>1-8 and 14-20</u> is/are allowed Claim(s) <u>9-13</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restri | are withdrawn from co | | | | | | |
| Applicat | ion Papers | | | | | | | |
| 9)[| The specification is objected to by the | ne Examiner. | | | | | | |
| 10)🖾 | The drawing(s) filed on 12 March 20 | | | | | | | |
| | Applicant may not request that any object | | | | | | | |
| 11)□ | Replacement drawing sheet(s) includin The oath or declaration is objected t | | | | | | | |
| Priority | under 35 U.S.C. § 119 | | | | | | | |
| a) | Acknowledgment is made of a claim All b) Some * c) None of: 1. Certified copies of the priority 2. Certified copies of the priority 3. Copies of the certified copies application from the Internation See the attached detailed Office action | or documents have be or documents have be sof the priority docum onal Bureau (PCT Ru | en received. en received in Anents have been ule 17.2(a)). | pplication No received in this National Stag | ge | | | |
| Attachme | nt(s) | | | | | | | |
| 1) 🔀 Noti | ce of References Cited (PTO-892) | | | Summary (PTO-413) | | | | |
| 3) NInfo | ce of Draftsperson's Patent Drawing Review (rmation Disclosure Statement(s) (PTO-1449 o er No(s)/Mail Date <u>3-12-04</u> . | | | s)/Mail Date nformal Patent Application (PTO-152 | !) | | | |

Application/Control Number: 10/799,742 Page 2

Art Unit: 2827

DETAILED ACTION

Information Disclosure Statement

1. The information disclosure statement filed 03-12-04 has been considered.

Drawings

The drawings are objected to because the reference "flatch" in figure 3 should 2. read -latch--. Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

Art Unit: 2827

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 9, 11 and 12 are rejected under 35 U.S.C. 102(b) as being anticipated by Furutani (U.S. Patent 5,673,231).

Regarding claim 9, Furutani teaches a method of reducing a standby current contribution in conductive lines of a memory device, comprising the steps of: providing at least one transistor (transistor 19 in figure 1) between each of a plurality of conductive lines (BL1a) arranged in a first direction within a memory cell array and a corresponding circuit (amplifier 5) coupled to the conductive line; programming a fuse-type element (fuse 9) to generate a control signal first value (signal Y1 is brought to low level) if an associated conductive line is determined to have a defect, and disabling each transistor when the associated control signal has the first value to prevent defect induced current from flowing through the transistor with respect to the corresponding conductive line.

Regarding claim 11, Furutani shows in figure 1, the at least one transistor (transistor 19) is between a bitline (BL1a) and a sense amplifier (5).

Regarding claim 12, even though not shown in figure 1, an equalization circuit is included in the sense amplifier circuit 5 as a means to equalize the data line pair I/O before reading data from memory array cells.

5. Claims 9 and 10 are rejected under 35 U.S.C. 102(b) as being anticipated by Yamauchi et al. (U.S. Patent 6,246,627).

Page 4

Art Unit: 2827

Regarding claim 9, Yamauchi teaches a method of reducing a standby current contribution in conductive lines of a memory device, comprising the steps of: providing at least one transistor (transistor 21 in figure 2B) between each of a plurality of conductive lines (8c) arranged in a first direction within a memory cell array and a corresponding circuit (power source 90) coupled to the conductive line; programming a fuse-type element (22) to generate a control signal first value (signal from element 22 is brought to low level) if an associated conductive line is determined to have a defect, and disabling each transistor when the associated control signal has the first value to prevent defect induced current from flowing through the transistor with respect to the corresponding conductive line.

Regarding claim 10, Yamauchi teaches at column 1, lines 38-64, the programming element is performed in a wafer test procedure.

6. Claims 9 and 13 are rejected under 35 U.S.C. 102(b) as being anticipated by Kawai et al. (U.S. Patent 5,146,429).

Regarding claim 9, Kawai teaches a method of reducing a standby current contribution in conductive lines of a memory device, comprising the steps of: providing at least one transistor (transistor N in figure 5) between each of a plurality of conductive lines (R1) arranged in a first direction within a memory cell array and a corresponding circuit (ROW DECODER 3) coupled to the conductive line; programming a fuse-type element (fuse f1) to generate a control signal first value (signal to the gate of the transistor N is brought to low level) if an associated conductive line is determined to have a defect, and disabling each transistor when the associated control signal has the

Application/Control Number: 10/799,742

Art Unit: 2827

first value to prevent defect induced current from flowing through the transistor with respect to the corresponding conductive line.

Regarding claim 13, Kawai also teaches that the at least one transistor is located between a wordline (R1) and a corresponding wordline driver circuit (included in ROW DECODER 3).

Allowable Subject Matter

- 7. Claims 1-8 and 14-20 are allowed.
- 8. The following is a statement of reasons for the indication of allowable subject matter: The prior art of record fails to teach an isolation circuit controlled by a programmable element which is blown at a wafer test to isolate defective bitlines from a sense amplifier circuit. And the programmable element fits within a predetermined pitch the sense amplifier circuit.

Conclusion

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Baum; Aaron M. et al. (US 6590819 B1), Seok; Yong-Sik (US 5255234 A), Proebsting; Robert J. (US 6462998 B1), Kuge; Shigehiro et al. (US 6850454 B2), Sakata; Takeshi (US 6646934 B2), and Nakano; Masaya (US 6519193 B2) disclose programmable circuits to control isolation circuits for isolating bitlines or wordlines from sense amplifier circuits or wordline driver circuits.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Son L. Mai whose telephone number is 571-272-1786. The examiner can normally be reached on 8am to 6pm.

Application/Control Number: 10/799,742

Art Unit: 2827

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Hoai Ho can be reached on 571-272-1777. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

05-05-05

Son L. Mai Primary Examiner Art Unit 2827 Page 6